• 0

Arty S7 STARTUPE2 QSPI clock using TCL


Hello all,

Does someone know how can I instantiate the STARTUPE2 primitive in a project that uses only TCL? I am working to port from Arty A7 to Arty S7 and notice the constraint file has missing qspi_sck signal, then the following appears at the Arty S7 .xdc file 

## Note: the SCK clock signal can be driven using the STARTUPE2 primitive

But the project uses only tcl scripts. How can I workaround this? 

I found HDLC and Verilog examples under UG953 but I have limited experience on how to use them using TCL.

Will appreciate any comments.


Link to post
Share on other sites

4 answers to this question

Recommended Posts

  • 0

Hello @jpeyron

Perhaps I am not familiar enough with FPGA design, I am just trying to port this project 


to the Arty S7. I already genarate the .mcs image by tweaking the .xdc and scala files, I have to move around things since the Arty board has more clock capable pins on PMOD D connector than Arty S7. 

One problem is that after loading .mcs file, the board is not booting correctly, I suspect is because I remove the QSPI clock from scala files, which I did since Arty has a signal QSPI_CLK from L16, but Arty S7 don't have such a connection. My knowledge is limiting me to understand better but I guess the implementation is driving QSPI from that signal instead of CCLK.

Actually I ask about it here


Would you please give me some comments that can point me in the right direction?



Edited by mhanuel
Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now