Jump to content
  • 0

about Anvyl FPGA board


qim.le

Question

Hi all,

  I am going to order a FPGA development board. So far I am considering Anvyl Spartan-6. I mainly use it to generate some pulse at the sequence at the time interval of 2ns or lower. I found that Spartan-6 has the frequency of about 500MHz, but is that just the maximum frequency that I may have? After considering all other elements in the board, the actual frequency will be lower than that?

The second question on that board is if that support labview programming? Can I control the FPGA directly from labview platform? Thanks.

Link to comment
Share on other sites

6 answers to this question

Recommended Posts

Hi, actually the global clock (BUFGMax) for Anvyl is 400MHz (http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf) Perhaps, you can use Nexys 4 DDR with shorter propagation delay and faster global clock (BUFGMax) http://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf 

Realistically, most designs can't do more than 200MHz unless the designer pipeline the logic extremely well (in case you use Artix or Spartan 6 based FPGA dev board). 

Nexys 4 DDR webpage

http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1338&Prod=NEXYS4DDR

Link to comment
Share on other sites

Hi, actually the global clock (BUFGMax) for Anvyl is 400MHz (http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf) Perhaps, you can use Nexys 4 DDR with shorter propagation delay and faster global clock (BUFGMax) http://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf 

Realistically, most designs can't do more than 200MHz unless the designer pipeline the logic extremely well (in case you use Artix or Spartan 6 based FPGA dev board). 

Nexys 4 DDR webpage

http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1338&Prod=NEXYS4DDR

Thanks a lot for your information. I also want to know if there is direct support labview to control the FPGA in program? If not, which board does support that? Thanks

Link to comment
Share on other sites

..however the serializers can output at higher bit-rates than the fabric runs at (as can DDR registers).

Using a SERDES you can output at bit rates of about 1 Gb / sec (speced at 950Gb/s or 1050Gb/s depending on speed grade), allowing it to receive / generate pulses with about 1ns accuracy.

With a 4:! serialization factor you would run your fabric design at 250MHz - and you have to most likely need to use a differential I/O standard that works at these high speeds,

E.g. if you were to supply this repeating pattern to the SERDES output

"0000", "0000", "0100","0000","0001", "0000", "0000", "0100","0000","0001"...

 it will send a 1ns pulse every 10 ns.

You can run the SERDES at 8:1, but it starts to get tricky to make it all work, far easier to run your design at 250MHz.

IIRC with simple DDR registers the specified max bit rate is about 650Mb/s, so running at 250 MHz using DDR will give you 2ns pulses.

 

 

Link to comment
Share on other sites

qim.le,

Our FPGA boards are not yet compatible with LabVIEW. You'll need to use Xilinx Vivado or Xilinx ISE

Kaitlyn

Thanks for the information. I just read the link you attach. So to use the FPGA board, we still need to purchase a separate software platform it control it? It seems that the software is so expensive. If I bought the Anvyl Spartan-6 board,  will it come with any software from digilentinc to use the board or I have to buy the commercial one? Thanks.

Link to comment
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...