Jump to content
  • 0

Engineer


cucchi

Question

3 answers to this question

Recommended Posts

On the DDR3 Ram some of the I/O and clocking are tuned speed dependent traces. The data I/O and Address I/O are however not shown this way in the schematics. Is the data and Address I/O supposed to have tuned traces with the clock??

Thank You

Link to comment
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...