• 0
Andy Bradley

Anvyl Ethernet

Question

Is there a doc on the connections from the Anvyl ethernet signals to the xps_ethernetlite IP core from Xilinx?  The core generates a few more pins than the Anvyl schematic has.
Thanks very much!

Share this post


Link to post
Share on other sites

5 answers to this question

  • 0

HI @Andy Bradley,

I am not at a computer where I can open the LwIP project and see which version of the LwIP was used. Here is the LightWeight IP Application Examples V3.2. If it is a different version. I would suggest to search for the correct version of the LightWeight IP Application Examples provided by Xilinx.  Documentation I have found besides the LwIP Application Examples is the schematic here and the Anvyl_demo_doc.pdf that is with the project demos off of the resource page here which also has the reference manual as well.

cheers,

Jon

 

Share this post


Link to post
Share on other sites
  • 0

Posted (edited)

Thanks Jon.  I guess I didn't mention ther ver since my ise 14.7 only has 4.00 available.  I have the anvyl lwip demo but it doesn't include any vhdl files.  Its already mostly built.  The core i'm using, in schematic form, has the following connections:
phy tx clk pin not on anvyl
phy rx clk pin not on anvyl

phy dv pin
phy col pin not on anvyl
phy rx er pin
phy rst n pin
phy tx en pin
phy mdc pin
phy mdio pin
phy rx data pin(3:0) obviously i can just use d0/d1 but im not sure why.  More reading maybe?
phy tx data pin(3:0)

most of which match up but the anvyl board has:

eth txd1
eth txd0
eth txen
eth rxd1
eth rxd0
eth rxerr
eth crsdv
eth mdio
eth mdc
eth rst

And, the link to the xps ethernetlite ip core data sheet on the xilinx website is broken, so i bugged you guys.  They just sent me another data sheet so I'll have to check that out next.  Thanks very much,
Andy (newbie but commin' fast / i really dig this fpga stuff and i've put in a bunch of all nighters in the last few months)
I'm also part of a fairly experienced business outfit.

Edited by Andy Bradley
additional casual comment

Share this post


Link to post
Share on other sites
  • 0

@Andy Bradley,

Hmm ... yeah, I see your problem.  With only two data bits connecting to a controller that needs or provides four looks like connecting a square peg into a round hole.

Have you found the data sheet for the ethernet part on the Anvyl?  From the data sheet it looks like the four wires are multiplex onto the two-wire outputs two at a time.  The standard I worked with on the Arty required four bits at a time using a 25MHz clock.  This appears to be two bits at a time on a 50MHz clock.

Dan

P.S.  I've never had nor used an Anvyl

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!


Register a new account

Sign in

Already have an account? Sign in here.


Sign In Now