• 0
kriob

arty7
Generating project failed

Question

Hello,

I'm trying to build this demo:
https://reference.digilentinc.com/learn/programmable-logic/tutorials/arty-z7-hdmi-demo/start

and I have error while generating project (after run in console "source ./create_project.tcl")

WARNING: [IP_Flow 19-2406] Cannot identify part xc7k325tffg900-2
ERROR: [IP_Flow 19-2232] Current project options are not valid, cannot get 'PROJECT_PARAM.PART'

Please help
Any idea why it happens?

I have:
Windows 8.1
Vivado 2016.4 HLx WebPACK

Share this post


Link to post
Share on other sites

7 answers to this question

  • 0

@kriob,

I'm not sure why it happened, but you are getting an error that indicates that Vivado is trying to build your design for a different board.  IIRC, the xc7k325... is a fairly high powered Kintex part--not at all the Zynq found within the Arty Z7.

You might wish to recheck your configuration (board support) files, to make sure you selected the right board when you started.

Dan

Share this post


Link to post
Share on other sites
  • 0

Waird, becouse that demo I use, look like dedicated to Arty Z7 board. What's more in tcl script there isn't such part k325tffg900-2
but there are these lines

set part "xc7z020clg400-1"
set brd_part "digilentinc.com:arty-z7-20:part0:1.0"

To save disc space I installed only packages for Artix-7 and Zynq.

Should I modify tcl script? If so, how?

Share this post


Link to post
Share on other sites
  • 0

Hi @kriob,

I was just able to get the project to fully generate a bitstream. The HDMI-out project has some known issues in sdk that we are aware of but you should be able to get the project to load into vivado 2016.4 and generate a bitstream, If you make a generic project in vivado 2016.4 are you able to see the arty-z7-20 board? When you installed the board files it should include the arty-z7-20 folder. I have attached screen shots.

cheers,

Jon

arty_z7_board.jpg

arty_z7_board_1.jpg

arty_z7_board_2.jpg

Share this post


Link to post
Share on other sites
  • 0

Posted (edited)

I'm having the same issue using Vivado 2017.2.  After running create_project.tcl, if I go to Tools -> Settings I can see that the generated project device is the Arty Z7-20, but when I attempt to run "update-ip-catalog -rebuild" it fails with the following error:

WARNING: [IP_Flow 19-2406] Cannot identify part xc7k325tffg900-2
ERROR: [IP_Flow 19-2232] Current project options are not valid, cannot get 'PROJECT_PARAM.PART'

Any help would be great!

 

Quick Update:

I commented the line 'update_ip_catalog -rebuild' in create_project.tcl, and then I was able to see the block design for the project.  Running "upgrade_ip [get_ips *]" fixed a lot of the problems, but there are still issues with the following IP: rgb2dvi, dvi2rgb, axi_dynclk. 

Edited by damn-dirty-ape

Share this post


Link to post
Share on other sites
  • 0

Hi @damn-dirty-ape,

This project was made and works in Vivado 2016.4. Unfortunately, we do not have the ability to update all our projects/demo's to every version of Vivado. I am downloading Vivado 2017.2 and will see what I can do. I can not guarantee anything thou. 

cheers,

Jon

Share this post


Link to post
Share on other sites
  • 0

Hi,

I checked board files and everything was on right place so I install all chip files and it works... almost. Now I have few critical warnings:

[BD 41-51] Could not find bus definition for the interface: TMDS
[BD 41-49] Could not find abstraction definition for the interface: TMDS 

and there is no top level module so implementation doesn't run

err1.PNG

err2.PNG

Share this post


Link to post
Share on other sites
  • 0

@kriob

The TMDS interface can be found in the HDMI project's /repo/vivado-library/if subdirectory, the IP repository is supposed to be added when create_project is run, but this appears to be a difference between 2016.4 and 2017.2. You can add IP repositories manually through the project settings dialog, if 2017.2 has kept this dialog consistent, then you can go into the IP pane and select Repository Manager.

As for the launch runs error, you will also need to manually create an HDL wrapper for the block design. In the sources tab, right click on the block design and select "Create HDL Wrapper".

EDIT: Whoops, mistook the two of you...

I will be releasing a fixed version of the project on Github within the next few hours...

Hope this helps,

Arthur

Edited by artvvb

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!


Register a new account

Sign in

Already have an account? Sign in here.


Sign In Now