• 0
Danh Doan

Need help on QDRII+ implementation

Question

Hi everyone,

I'm trying to interface with QDRII+ and I use NetFPGA-1G CML Kintex-7

I have done the simulation, it works just fine, however when I implement to the real board, the calibration is failed.

I have 2 questions:

  1. Do I need to use exact frequency for sys_clk_p/n (it requires 450.045 MHz)?
  2. In the NetFPGA board, I just see 1 pair system_clk_p/n (200MHz), I'm supposed to use it as clk_ref_p/n, what should I use for sys_clk_p/n(450.045MHz)

Thanks in advance.

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

  • 1

Hi @Danh Doan,

You need to use the NetFPGA forums for support on the interfacing the NetFPGA-1G CML and the QDRII. If you are not already registered, you can use the registration link located on the "Getting Started" pageĀ here. Once registered, you should use the NetFPGA forumĀ to post your question.

thank you,

Jon

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now