Jump to content
  • 0

HLS design synthesized but not run in c simulation for zed board


shashi

Question

HI there,

I have a zed board. Developing a design in HLS for algorithmic acceleration. 

When I run the c-simulation for my design in HLS , it is not run showing the following error:

But when i do c-synthesis it synthesizes the design with synthesis report, where in under latency and interval I see question marks: '?'

why this happens and how do i understand this behavior? How can i get it corrected?

 

Thaks in advance

synth_report.PNG

err.PNG

Link to comment
Share on other sites

5 answers to this question

Recommended Posts

@shashi,

It might help if you posted the whole error from the Vivado HLS console, not the 20 lines that followed the error.

As for the latency and interval numbers ... my guess is that they remain "?" because Vivado never got that far--it stopped short after an earlier error.

Dan

Link to comment
Share on other sites

Hi @shashi,

I don't really know much about HLS, but I did a quick search and it looks like it has something to do with Variable Bound Loops as per this Xilinx forum thread and this Xilinx Answer Record. I don't know what Variable Bound Loops are, but I found the user guide for Vivado 2016.2 HLS (which it looks like you're using) that talks about them on page 314 here, which looks like the analog for what the Xilinx employee referred their customer to.

Thanks,
JColvin

Link to comment
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...