• 0
vvk

RTL to GDSII File generation

Question

Hi,

          I am new to working with the Cadence Soc Encounter tool. I have generated  GDSII file using this tool and by using FreePDK45nm files with the help of  the user manual of cadence encounter .

 

           Now I have one question in mind,  the  question is"can we use two components of different technologies(say 180nm & 45nm) in a single design to generate GDSII file from verilog RTL code" .If yes please provide me  a reference material .

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now