I have developed an image processing algorithm using the system generator and Generated the HDL netlist. Now i need to send the image file to the Verilog code generated, and compute the output and measure the time.
Can anyone please help me in understanding how i should, input the image, get the output and then measure the time of execution on ZED board?
Question
shashi
Hello there,
I have developed an image processing algorithm using the system generator and Generated the HDL netlist. Now i need to send the image file to the Verilog code generated, and compute the output and measure the time.
Can anyone please help me in understanding how i should, input the image, get the output and then measure the time of execution on ZED board?
Thanks in advance.
Link to comment
Share on other sites
5 answers to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.