The design containing traffic generator ,aurora 64/66 b,Axi chip to chip IPs is synthesized successfully but the implementation is failing with out showing any error/ crictical warning. what could be the reason? please help me in resolving this issue.
Question
vvk
The design containing traffic generator ,aurora 64/66 b,Axi chip to chip IPs is synthesized successfully but the implementation is failing with out showing any error/ crictical warning. what could be the reason? please help me in resolving this issue.
Link to comment
Share on other sites
1 answer to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.