• 0
chy520cvv

ERROR with PmodOLED IP and Vivado Board File

Question

Hi,guys

I am using the Digilent Vivado IP library and Vivado Board File for Digilent FPGA Board. 

I create a project with MicroBlaze and PmodOled IP core. In the Block Design, I want to connect the JA Pmod with the PmodOled IP output. There is a error after right clicking on the JA in Board tap. 

aa8780456_1480692485039_88.png

the error is :

aa8780456_1480692452661_74.png

 

Share this post


Link to post
Share on other sites

2 answers to this question

Recommended Posts

  • 0

Hello,

Which Digilent board are you using? I think this error is on the board file side instead of the PmodIP. 

-Sam

Share this post


Link to post
Share on other sites
  • 0
13 hours ago, sLowe said:

Hello,

Which Digilent board are you using? I think this error is on the board file side instead of the PmodIP. 

-Sam

thx for replying. the ERROR I have corrrected. because the IP directory should be set as the root directory.

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now