Jump to content
  • 0

ERROR with PmodOLED IP and Vivado Board File


chy520cvv

Question

Hi,guys

I am using the Digilent Vivado IP library and Vivado Board File for Digilent FPGA Board. 

I create a project with MicroBlaze and PmodOled IP core. In the Block Design, I want to connect the JA Pmod with the PmodOled IP output. There is a error after right clicking on the JA in Board tap. 

aa8780456_1480692485039_88.png

the error is :

aa8780456_1480692452661_74.png

 

Link to comment
Share on other sites

2 answers to this question

Recommended Posts

13 hours ago, sLowe said:

Hello,

Which Digilent board are you using? I think this error is on the board file side instead of the PmodIP. 

-Sam

thx for replying. the ERROR I have corrrected. because the IP directory should be set as the root directory.

Link to comment
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...