• 0
vvk

Transfer of data from PS to PL in Zynq 702 SoC

Question

I am working with the ZYnq 7020 Soc and i am new to working with this board. In my project I want to transfer the data from Zynq PS section to PL section. I am unable to find how to do it by searching on internet.suggest me by providing any reference design/manual to achieve this communication.

Share this post


Link to post
Share on other sites

4 answers to this question

Recommended Posts

  • 0

I think the best solution would be to make your own custom AXI IP with some registers that the processor can modify. Here is a guide

https://reference.digilentinc.com/learn/programmable-logic/tutorials/zybo-creating-custom-ip-cores/start?redirect=1

Another idea would to be to look at the FIFO IP and see if you can leverage the AXIS interface to your advantage.

https://www.xilinx.com/support/documentation/ip_documentation/axi_fifo_mm_s/v4_1/pg080-axi-fifo-mm-s.pdf

https://www.xilinx.com/support/documentation/ip_documentation/axis_interconnect/v1_1/pg035_axis_interconnect.pdf

-Sam

Edited by sLowe
added fifo product guide

Share this post


Link to post
Share on other sites
  • 0

Dear @sLowe,

I just tumbled to this post while I was searching for an answer to my question.

 

I have a design including a 16-bits counter inplemented on a Zedboard with CLG484 FPGA. I want to send the outputs of my counter to UART via processor and see them in the SDK output in TeraTerm. I could successfully achieve the turorials in the following links:

http://zedboard.org/content/creating-custom-peripheral

http://zedboard.org/sites/default/files/blogger_importer/08/zedboard-sdk-helloworld-example.html

and I successfully see the output value stored in the simple_register on TeraTerm via SDK tool.

Now, I want to add this design to my own design in order to send the output of counter to the simple register or directly to the output to see it in TeraTerm. The problem is that once I add the processor in my top file, it does not recognize it as a component !!! Can you please guide me where it the problem? Notice that I cannot employ PlanAHead for my design since I am using Vivado2017.1 and I have some routing constraints written in XDC file that are not recognized and importable in PlanAhead since it uses the UCF file !!!

I am stucked at this phase !:(

 

Thanks and Regards,

Share this post


Link to post
Share on other sites
  • 0

I'm not totally sure where you are running into issues, but since you are using vivado, try out this tutorial. It's targetted at an earlier version of vivado and zybo instead of zedboard, but it should be (mostly) correct.

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Answer this question...

×   Pasted as rich text.   Restore formatting

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.