natsfr Posted November 20, 2016 Share Posted November 20, 2016 Hello, I'm designing a custom FMC board to use with my Genesys 2. Is there any informations about GTX and serdes pair length ? Thanks Link to comment Share on other sites More sharing options...
jpeyron Posted November 22, 2016 Share Posted November 22, 2016 Hi natsfr, The MGTs on the fmc are 86.5 +/- 1.5 mm 50 ohm impedance and all others are 80.0 +/- 7.5mm. Hope this helps! cheers, Jon Link to comment Share on other sites More sharing options...
natsfr Posted November 22, 2016 Author Share Posted November 22, 2016 Thanks for the answer. Could you specify the length for each GTX lane ? The generic IO/serdes are routed like differential pair ? Thanks again for the answer. PS: I think those kind of data should be in the doc (maybe I missed it ?), at least for "high end" board. Link to comment Share on other sites More sharing options...
jpeyron Posted November 23, 2016 Share Posted November 23, 2016 Hi Natsfr, Here is the length for each GTX lane. DP0_C2M_N, Signal Layers Only, 88.4738mm DP0_C2M_P, Signal Layers Only, 88.4374mm DP0_M2C_N, Signal Layers Only, 85.3115mm DP0_M2C_P, Signal Layers Only, 85.2439mm DP1_C2M_N, Signal Layers Only, 83.6574mm DP1_C2M_P, Signal Layers Only, 83.6685mm DP1_M2C_N, Signal Layers Only, 84.467mm DP1_M2C_P, Signal Layers Only, 84.4307mm DP2_C2M_N, Signal Layers Only, 87.9247mm DP2_C2M_P, Signal Layers Only, 87.7015mm DP2_M2C_N, Signal Layers Only, 83.7533mm DP2_M2C_P, Signal Layers Only, 83.717mm DP3_C2M_N, Signal Layers Only, 88.5627mm DP3_C2M_P, Signal Layers Only, 88.5627mm DP3_M2C_N, Signal Layers Only, 88.0048mm DP3_M2C_P, Signal Layers Only, 87.8988mm DP4_C2M_N, Signal Layers Only, 85.605mm DP4_C2M_P, Signal Layers Only, 85.5874mm DP4_M2C_N, Signal Layers Only, 88.6059mm DP4_M2C_P, Signal Layers Only, 88.4302mm DP5_C2M_N, Signal Layers Only, 85.8485mm DP5_C2M_P, Signal Layers Only, 85.8844mm DP5_M2C_N, Signal Layers Only, 87.0384mm DP5_M2C_P, Signal Layers Only, 86.9516mm DP6_C2M_N, Signal Layers Only, 88.4989mm DP6_C2M_P, Signal Layers Only, 88.494mm DP6_M2C_N, Signal Layers Only, 85.889mm DP6_M2C_P, Signal Layers Only, 85.7132mm DP7_C2M_N, Signal Layers Only, 87.3225mm DP7_C2M_P, Signal Layers Only, 87.3225mm DP7_M2C_N, Signal Layers Only, 87.5185mm DP7_M2C_P, Signal Layers Only, 87.3185mm DP8_C2M_N, Signal Layers Only, 88.7324mm DP8_C2M_P, Signal Layers Only, 88.7324mm DP8_M2C_N, Signal Layers Only, 86.5751mm DP8_M2C_P, Signal Layers Only, 86.4853mm DP9_C2M_N, Signal Layers Only, 86.7981mm DP9_C2M_P, Signal Layers Only, 86.7981mm DP9_M2C_N, Signal Layers Only, 87.3832mm DP9_M2C_P, Signal Layers Only, 87.3832mm and all of the pins on the FMC are differentially paired. cheers, Jon Link to comment Share on other sites More sharing options...
natsfr Posted November 23, 2016 Author Share Posted November 23, 2016 Thanks a lot it's really helpful ! Link to comment Share on other sites More sharing options...
ZX1 Posted April 8, 2020 Share Posted April 8, 2020 On 11/23/2016 at 8:08 AM, jpeyron said: Hi Natsfr, Here is the length for each GTX lane. DP0_C2M_N, Signal Layers Only, 88.4738mm DP0_C2M_P, Signal Layers Only, 88.4374mm DP0_M2C_N, Signal Layers Only, 85.3115mm DP0_M2C_P, Signal Layers Only, 85.2439mm DP1_C2M_N, Signal Layers Only, 83.6574mm DP1_C2M_P, Signal Layers Only, 83.6685mm DP1_M2C_N, Signal Layers Only, 84.467mm DP1_M2C_P, Signal Layers Only, 84.4307mm DP2_C2M_N, Signal Layers Only, 87.9247mm DP2_C2M_P, Signal Layers Only, 87.7015mm DP2_M2C_N, Signal Layers Only, 83.7533mm DP2_M2C_P, Signal Layers Only, 83.717mm DP3_C2M_N, Signal Layers Only, 88.5627mm DP3_C2M_P, Signal Layers Only, 88.5627mm DP3_M2C_N, Signal Layers Only, 88.0048mm DP3_M2C_P, Signal Layers Only, 87.8988mm DP4_C2M_N, Signal Layers Only, 85.605mm DP4_C2M_P, Signal Layers Only, 85.5874mm DP4_M2C_N, Signal Layers Only, 88.6059mm DP4_M2C_P, Signal Layers Only, 88.4302mm DP5_C2M_N, Signal Layers Only, 85.8485mm DP5_C2M_P, Signal Layers Only, 85.8844mm DP5_M2C_N, Signal Layers Only, 87.0384mm DP5_M2C_P, Signal Layers Only, 86.9516mm DP6_C2M_N, Signal Layers Only, 88.4989mm DP6_C2M_P, Signal Layers Only, 88.494mm DP6_M2C_N, Signal Layers Only, 85.889mm DP6_M2C_P, Signal Layers Only, 85.7132mm DP7_C2M_N, Signal Layers Only, 87.3225mm DP7_C2M_P, Signal Layers Only, 87.3225mm DP7_M2C_N, Signal Layers Only, 87.5185mm DP7_M2C_P, Signal Layers Only, 87.3185mm DP8_C2M_N, Signal Layers Only, 88.7324mm DP8_C2M_P, Signal Layers Only, 88.7324mm DP8_M2C_N, Signal Layers Only, 86.5751mm DP8_M2C_P, Signal Layers Only, 86.4853mm DP9_C2M_N, Signal Layers Only, 86.7981mm DP9_C2M_P, Signal Layers Only, 86.7981mm DP9_M2C_N, Signal Layers Only, 87.3832mm DP9_M2C_P, Signal Layers Only, 87.3832mm and all of the pins on the FMC are differentially paired. cheers, Jon Hi Jpeyron, Thank you for your information. We are designing a new FMC card to use with the genesys 2. Do you have the lengths of each FMC IO and clock pairs? The IO pairs will run at around 660MHz. FMC spec obs. 5.10 recommends 10% of the UI for inter-pair length matching. 150ps / 6.5 ps/mm = 23.3 mm. However, the standard is silent on whether this is the total system skew or this skew is allowed for both the carrier and mezzanine. Thus we may still need the information to make the FMC signals correctly routed. Thanks again for your help. Link to comment Share on other sites More sharing options...
JColvin Posted April 9, 2020 Share Posted April 9, 2020 Hi @ZX1, I do not know these values, but I have asked our layout engineer about them. Thanks, JColvin Link to comment Share on other sites More sharing options...
elodg Posted April 21, 2020 Share Posted April 21, 2020 Information on the routing lengths has now been added to the RM: https://reference.digilentinc.com/reference/programmable-logic/genesys-2/reference-manual#routing_lengths Link to comment Share on other sites More sharing options...
Question
natsfr
Hello,
I'm designing a custom FMC board to use with my Genesys 2.
Is there any informations about GTX and serdes pair length ?
Thanks
Link to comment
Share on other sites
7 answers to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.