• 0

PmodAD5 with Zedboard



I'm trying to make PmodAD5 work with a Zedboard by using Vivado 2016.2 (can also use earlier versions if needed). Digilent has a nice wiki pages to use Pmods with Zedboard, especially for using Pmod IPs:


In this tutorial, however, there is no PmodAD5, and there reference design linked from Digilent product page to AD also has the implementation example for Xilinx ISE 14.4:


Nevertheless I tried to combine the information I could find to start with a ZYNQ7 Processing System with AXI Quad SPI IP.  (I managed to work with that way with a MAXIM Pmod temperature sensor).

But I got stuck at some point as to communicating with PmodAD5 device. After HW and SW implementation I am getting the following output on the UART:

Status Register: 0x0

Mode Register: 0x0

(The second one should be different than 0x0 according to documentation)

Is there someone out there tried PmodAD5 with Zedboard who could help me?


Since this is my first post I tried to explain the overall status. If there are questions specific to the project I am more than happy give additional info.



Link to post
Share on other sites

5 answers to this question

Recommended Posts

  • 0

Hi @Jeet Gandhi,

Unfortunately, we haven't had time to dedicate to making a library/tutorial or an IP core for the PmodAD5.  Here is a another thread that works through using the PmodAD5 in VHDL that might be helpful. Are you wanting to use the Zynq possessor? One potential solution would be to get the PmodAD5 working in HDL and then use the add block feature started in vivado 2016.x to connect to a axi gpio block. 

thank you,


Link to post
Share on other sites
  • 0

Hi @jpeyron,

Thank you Jon for your immediate reply.

What I thought was to use SPI drivers provided at link: https://github.com/analogdevicesinc/no-OS/tree/master/Pmods/PmodAD5. This can be dumped into zynq processor, which will take care of SPI communication and will give 24 bit output. I can use this output in Programmable logic through AXI bus.

Is this approach feasible? If yes, can you please give some guidance how to implement it? Till now I worked with hardware co-simulation using Xilinx system generaotor in Matlab. I don't have much exposure to HDLs.




Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now