Arty A7 Slave serial mode

[iyao]

Hello,

Is it possible to put Arty A7 in slave serial mode by remove JP1 and cutting R188 from GND and jump to VCC?

Thanks!

[JColvin]

Hi @iyao,

I guess you could? UG470 says that the CCLK is expected to be an input in slave serial mode so that would need to be provided as recommended in the appropriate Xilinx guides. I'm not sure why you would do this though when it seems that Master Serial configuration mode is otherwise the same outside of the CCLK difference (though I guess that also requires cutting a resistor).

Either way, Digilent hasn't done this with our boards so we won't be able to offer much in the way of formal support.

Thanks,
JColvin