• 0

Makefiles problem in VITIS 2021.1


Question

hi, guys,

 

I am feeling frustrated because it is getting more and more difficult to get answers to posts in this Digilent forum. Is something going on that I am not aware of ???

I have a new problem in VITS 2021.1. Makefiles always show errors that I can't get rid of. Picture below. How can we solve it ? 

Thanks

Antonio

VITIS PROB.jpg

Link to post
Share on other sites

2 answers to this question

Recommended Posts

  • 0

Hi @Antonio Fasano,

A lot of the issue boils down to that those of us at Digilent are not Vivado/Vitis experts either. When we update our own projects and get makefile errors, or replicate a customers question, all we're able to do is some google searches and try different things through trial and error; we don't have any exclusive Xilinx contacts that we can ask questions of anymore than you do.

In terms of what you have posted, where I would start looking first would be the lines mentioned in makefile itself; this is usually available in the Debug folder in the application project. You can also try refreshing BSP sources and making sure the correct hardware platform is referenced, otherwise if I'm being honest, I would also just be searching those errors online and seeing if there is a Xilinx forum thread that is similar. The good news is that makefile errors can be cascading in the sense that they sometimes build off of each other.

Thanks,
JColvin

Link to post
Share on other sites
  • 0

HI,Jon,

 

Yes, Yes - Indeed we don't know what under the hood of Vivado / Vitis and that brings all sorts of problems. I liked best when we had to develop all the VHDL files and nest to one another. That was complex but we had all under control.

They try to automatize everything for the user but when a problem arises, it is never easy to solve, nor there is enough information to guide us in the process of solving it.

I did some more tests and found out that those Makefile errors only appear when I use a certain custom IP that I created. Vivado compiles it without any warning and xsa file is generated without a problem. But in Vitis, the presence of that IP in the project causes the makefile error to pop up.

Would you have any hint to get me going ?

Thanks

Antonio

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now