Eclypse Z-7 ADC1410


Recommended Posts

 https://reference.digilentinc.com/reference/programmable-logic/eclypse-z7/low_level_zmod_adc_dac  I'm trying to run ADC in PL by referencing the project here.

 This is my design. Using Digilent's Analog 2 Discovery, I send sine waves, square waves over Waveforms Platforms, and observe over ILA. 

 But I can't analyze the data. "dADC_Data" is 14 bit DDR parallel data bus exported by ADC containing Channel1 and Channel 2 multiplexed samples.  Could you explain why "sCh2Out" data 16 bits? 

sCh2CouplingConfig's value is '0'. That's mean DC Coupling. I should observe unsigned data. But when ı sent the data as DC, I observe 65464... I think it is signed value. How can I decide if data value's signed or unsigned?

20.PNG

21.PNG

das.PNG

stop.PNG

Link to post
Share on other sites
5 hours ago, summer said:

That's mean DC Coupling. I should observe unsigned data.

Nope.... Read the datasheet for the ADC to see how the output data is formatted. Ok, for the ADC ZMOD the question as to how you should interpret the output data is a bit more complicated... but the place to start is with the datasheet for the AD9648.

These kinds of questions belong in the FPGA section of the forum.

Edited by zygot
Link to post
Share on other sites

To emphasize the importance of ADC users knowing how to interpret ADC output I'll add that constraining an input signal to half of the ADC range, say by halving the signal input amplitude and introducing a 50% offset so that you only get positive output values from a signed ADC, you are turning your 13-bit plus sign ADC into a 12-bit plus sign converter; you just aren't using 50% of the ADC range. In other words you are losing the msb, not the lsb. If you have to throw away bits, you want to toss the lsbs.

The Digilent ADC and DAC Zmods are nicely designed SYZYGY pods, but before you can use them effectively you need to trace through the entire signal chain, starting with the converter, though the analog conditioning front end, through the software drivers to know what's going on. Otherwise, you are in for some bad surprises.

Link to post
Share on other sites

Hello,

I am trying to implement the similar design. But I coudnt Debug the ADC_DATA. I get the timing failure. Do I need to modify the constraint file?

I am using the eclypse-z7/low_level_zmod_adc_dac demo project as reference.

Thank you.

Link to post
Share on other sites
On 11/17/2020 at 10:59 AM, naks said:

Do I need to modify the constraint file?

You definitely need to use the Eclypse-Z7 and ZMOD timing constraints. You shouldn't get failing timing paths for the Digilent demos.

Link to post
Share on other sites
On 11/23/2020 at 3:49 PM, zygot said:

You shouldn't get failing timing paths for the Digilent demos.

There was timing failure when ILA is used. The issue got solved . There are no timing failures now.

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now