SPI Accelerometer Tester: VHDL, Verilog, or IPI-BD

Recommended Posts

  • 2 weeks later...
  • 2 weeks later...

Some further updates were made to the VHDL sources to include usage of a Pmod SSD at Pmod Jack A. These updates are committed at branch feature/ssd_with_presets.

Additionally, the FSM diagrams of the aforementioned architecture sketch are now comprehensive in the Documents folder.

Link to post
Share on other sites
  • 4 months later...
  • 2 months later...

I'd like to mention that within this project I designed in both VHDL-2008 and Verilog-2001 a Pmod SPI Mode 0 driver that enables design of a companion peripheral driver specific to the Peripheral device on the SPI bus.

These two new diagrams may explain how pmod_generic_spi_solo.v or pmod_generic_spi_solo.vhdl, as well as the Peripheral driver coding style, can be reused for each SPI Pmod in the design.


Tim S.








Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now