Welcome!

[Steven Cornett 0]

Hello, everyone.

My name's Steven.

My main experience is with VIrtex II & Coolrunner, but I have projects requiring larger FPGAs.

I hope this forum will be useful in growth in knowledge of these devices.

Steven.

[JColvin 418]

Hi @Steven Cornett,

Welcome to the Forums!

[Lalit Singh 0]

Hello All, 

Hi, this is Lalit from Noida and working as an executive at CETPA Infotech. CETPA provides the Best PHP Training in Noida which helps the beginner and the expert employees so that they can have better credentials in this competing world. 

[Solomaliar 0]

Hi everyone, 

my name's Solomiia and I'm UX designer at Otakoyi. I have a very little experience using FPGA, but would like to learn more. Hope to find new knowledge and inspiration here!

[Krystlespenser 0]

Hi! I am new to Digilent forum and looking forward to learning and sharing on this platform. I am an FPGA enthusiast and currently working for aandyconstruction.com. 

[EricG 0]

Hello everyone,

my name is Eric and I'm the happy owner of a Cora Z7-10 ;-)

[ProfRob 0]

Hello,

my name is Robert and I am a teacher (Professor) at the University of Applied Sciences and Arts in Hannover/Germany.

For the next semester I create a new lecture "Development of Digital Circuits" and I decided to emphasize and train the application of FPGAs and CPLDs. I'm just researching the different IDEs of several FPGA suppliers with the following requirements:

• independence from PC operating system (I mostly use UBUNTU and Linux Mint, seldom W10)
• free licenses to attract students to work at home with their own installation of the IDE
• available low cost development boards (student budgets are small in Germany)
• detailed documentation with background information and technical basics

Till now, only the Xilinx environment seems to meet all my requirements. So I installed Vitis 2020.1, bought an ARTY A7 and now I am here.

I think, I will make a lot of mistakes at the beginning and have to learn a lot. Beside this learning, I start to write a script for my students, so they hopefully get a usable description for programming their own devices.

[JColvin 418]

Welcome to the Forums @ProfRob!

[Sridhar 0]

Hello All,

I am Sridhar, getting into FPGAs and ASIC designs and Verilog since Feb 2020. Having some experiences in electronic hardware development, and now trying to add vlsi into my career.

Now been able to write RTL code, develop test bench in System Verilog, simulate in Vivado, can synthesize, implement and generate bit stream files.

Able to understand couple of errors and critical warnings, can solve them.

Now talking to my basys-3.

See you around the forum topics. Have a good day!

[JColvin 418]

Welcome to the Forums @Sridhar!

[tt12345678 0]

Hello

My name is Tony. I'm a total beginner but am hoping eventually to be able to use a Zedboard to stream data from an AD7768 evaluation board to a PC.

[zygot 204]

On 10/10/2020 at 9:13 AM, tt12345678 said:

My name is Tony. I'm a total beginner but am hoping eventually to be able to use a Zedboard to stream data from an AD7768 evaluation board to a PC.

Welcome to the world of FPGA development. The AD776x class of converters are pretty nifty for the right applications. I've done what you want to do for the AD7761 EVM, which is the AD7768 16-bit little brother, for the Nexys Video and Genesys2 boards. At the maximum 256 KS/s conversion rate across 8 channels for the 24-bit converter AD7768 this works out to about a 6 MB/s sustained streaming data rate.  Getting this to a PC will be a bit more challenging on the Zedboard as you'll need the Ethernet interface. ADI has some pretty good FPGA support for its evaluation boards but I wrote my own HDL. I suggest that you use the HDL design flow. The Zynq for a project like this just adds unnecessary complexity.