After synthesizing an AXI block diagram with Microblaze for the Arty-A7-100T, I am aware that the timing report shows that input and output ports at the board interface are not constrained with input and output delays. (set_input_delay , set_output_delay). Vivado indicates these omissions to be of high severity.
To apply these constraints in an XDC, it is necessary to know which clock of the internal clocks registers the inputs and outputs on these pins, so that the specified delay can include this information in the XDC. Where do I start, for determining the associated clock signal and name?
Question
Tim S.
After synthesizing an AXI block diagram with Microblaze for the Arty-A7-100T, I am aware that the timing report shows that input and output ports at the board interface are not constrained with input and output delays. (set_input_delay , set_output_delay). Vivado indicates these omissions to be of high severity.
To apply these constraints in an XDC, it is necessary to know which clock of the internal clocks registers the inputs and outputs on these pins, so that the specified delay can include this information in the XDC. Where do I start, for determining the associated clock signal and name?
Regards,
Tim S.
Link to comment
Share on other sites
1 answer to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.