• 0
Johnnie White

ARTY A7 Digital IO Mapping

Question

Hi,

How is digital shield pins IO0-IO13 mapped to FPGA pins?

How is digital shield pins IO26-IO41 mapped to FPGA pins?

The schematic says CK_IO0 is pin V15 but when I toggle it nothing happens.

Thanks,

Johnnie White

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now