• 0
Sign in to follow this  

How to build your own RISC-V bitstream?



I'm trying to follow https://www.lowrisc.org/docs/debug-v0.3/fpga/ to build my own bitstream for the RISC-V.

There is a section just for that:



Generate the bitstream

FPGA demo with a trace debugger

cd $TOP/fpga/board/nexys4_ddr make cleanall CONFIG=Nexys4DebugConfig make jump


However, I can't find this folder. What am I supposed to git clone to get this directory structure?

I see that https://github.com/lowRISC/lowrisc-chip is referenced, so I've tried to clone that, and also lowrisc-nexys4, lowrisc-quickstart, and others. I can't find it.

Am I using an outdated tutorial? Maybe someone that got this working or simply has enough experience in general to see my mistake, could give me some pointers?

Share this post

Link to post
Share on other sites

1 answer to this question

Recommended Posts

  • 0


You do realize you are on Digilent's forums and that Digilent has nothing to do with that design other than making the board it was demonstrated on?


It looks like the module you are looking for is part of https://github.com/lowRISC/lowrisc-nexys4 and that it has been incorporated into lowRISC/lowrisc-fpga and hence lowRISC/lowrisc-chip by using git submodules, and so those projects are referenced within the design of the lowrisc-chip but not actually contained within the project.  You'll need to do a git submodules init (don't trust me on the syntax) within the lowrisc-chip cloned repo to get these directories added into what you are looking for.


Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
Sign in to follow this