• 0
Luke Abela

Nexys 4 DDR Ethernet Tutorial Query

Question

Good day,

I am currently attempting to set up an ethernet configuration on the Nexys 4 DDR FPGA and was doing so by following this link:

https://reference.digilentinc.com/learn/programmable-logic/tutorials/nexys-4-ddr-getting-started-with-microblaze-servers/start

However, my issue arose with the Memory Interface Generator IP. The version of Vivado used for this tutorial was a 2015 edition, my edition is 2018.2. Since the 2015 edition, the run block automation option for the Memory interface generator IP is no longer available, and the page displayed below loads. I viewed the Xilinx tutorial on this generator, however, I have not been able to achieve the same pinouts as are displayed in the tutorial I was following. Could someone kindly advise a course of action?

Thank for your time,

Regards,

Luke Abela

image.thumb.png.b38296e1cc4051f723f2616fa6bbccc1.png

 

Share this post


Link to post
Share on other sites

3 answers to this question

Recommended Posts

  • 0

Hi @Luke Abela,

You would only receive that screen if you double clicked on the the MIG, which the tutorial you linked to does not instruct you to do. I just ran through the tutorial on Vivado 2018.2 and was able to generate the bitstream. Did you avoid clicking the "Run Connection Automation" on step 2.6? I was able to see the "Run Block Automation" for the mig_7series_0 block in step 4.1.

Thanks,
JColvin

Share this post


Link to post
Share on other sites
  • 0
On ‎9‎/‎3‎/‎2019 at 11:59 PM, JColvin said:

Hi @Luke Abela,

You would only receive that screen if you double clicked on the the MIG, which the tutorial you linked to does not instruct you to do. I just ran through the tutorial on Vivado 2018.2 and was able to generate the bitstream. Did you avoid clicking the "Run Connection Automation" on step 2.6? I was able to see the "Run Block Automation" for the mig_7series_0 block in step 4.1.

Thanks,
JColvin

Hi JColvin, 

Thanks for the response, 

I ran through the tutorial and my issue is that block automation is not appearing when I input the Memory Interface Generator, hence why I clicked on it. Would you have any advice on this matter, alternatively is it essential to the setup of the echo server?

 

Regards,

Luke Abela

Share this post


Link to post
Share on other sites
  • 0

Hi @Luke Abela,

My understanding is that the MIG is crucial for this particular tutorial, otherwise you would have to somehow configure the usage of DDR memory without an IP to handle the intracices for you, which is not a trivial task.

My recommendation (I'm not certain if you have already tried it) would be to close this project and Vivado and start with a fresh project. To confirm, you have the Digilent board files installed and are using Vivado 2018.2 on Windows 10?

Thanks,
JColvin

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now