JTAG boundary scan: Do BSDL file for Xilinx FPGA

[Tifei]

Hi,

I read few messages on the forum but I would like to confirm if my understanding is right.

I have a Digilent JTAG HS-2 cable. I installed Digilent Adept 2. I have my Xilinx FPGA BSDL file. I installed Vivado.

Can I do boundary scan with above "weapons"? What I want to do is run BSDL to check my FPGA pin connectivity and to see if the FPGA is good or bad.

From the Forum research the answer is NO. Do I understand this correctly?

Please advice, thank you.

 

[jpeyron]

Hi @Tifei,

I would guess you have seen this thread here. The adept software is not design to facilitate the usage of BSDL Files with the JTAG-HS2.  I would suggest reaching out to Xilinx about Vivado.

best regards,

Jon