• 0

Arty A7 - DDR from VHDL (not MicroBlaze)


Is there an example project that interacts with the Arty A7 DDR memory directly from VHDL?    I have a potential image processing project that needs 16MB of memory accessible from processing in VHDL.  The incoming image rate exceeds 60MB/sec; this presents numerous challenges - a place to store intermediate images is the current concern.   Although I have DDR working with MicroBlaze, the processing rate exceeds accessing the DDR through MicroBlaze.  If not for the ARTY A7, I would consider shifting the project to the ZYBO Z7 or some other XILINX board, including one with sufficient SRAM.


Link to post
Share on other sites

2 answers to this question

Recommended Posts

  • 0


I don't really have any tutorials on how to do this, but I do have an example including some documentation on how to set up the example.  Using the example, I can access the memory from a Wishbone bus.  The basic operation is: (some wishbone master, either CPU, DMA, or whatever) -> (WB to AXI bridge) -> (MIG controller with an AXI front end) -> external memory pins.  You can find this project here, and its documentation here.


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now