• 0
mufasir_qureshi

Issue with zed board simulation and Integrated logic analyzer results

Question

I am using Zed board and having an issue of different results of simulation  and hardware implementation.Results of simulation and hardware implementation are attached.'If' statement is not working properly  identified with red rectangle and value of "spi_enable" signal is not updating marked with green rectangle in the picture attached.

Please guide what is the issue and how can i solve???

Thanks in advance.

Regards,

Mufasir Fida Qureshi

code_file.png

simulation_out.png

ila_out.png

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

  • 0

Hi @mufasir_qureshi,

Welcome to the Digilent Forums!

Could you attach all of the HDL. Can you be more descriptive about your project. 

best regards,

Jon

PS- one of my first verilog SPI controller i missed assigning the signal as an inout. Instead I had assigned it as an input.

 

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now