Jump to content
  • 0

NetFPGA SUME acceptance tests not terminating


Ashish Kashinath

Question

Hi folks, We have a NetFPGA SUME and are bringing it up on a Dell T630 server with a Dell 0NT78X motherboard having a PCIe3.0 slot and running the acceptance tests mentioned in https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Acceptance-Test-Project

* The board is detected as a USB-UART target in the acceptance test 

* In the acceptance test, we run the "Run Auto Test".  It says the bitstream is not found and asks to compile the project. (screenshot 1_cannot_find_bitstream.png)

* On clicking yes,  it says acceptance test xxxx does not exists and throws up a bunch of popups (screenshot 2_compiling_acceptance_tests.png)

* When we try to build the aceptance tests by running the commands such as make PROJ=ddr3B project compile, it continues for a while and then gets stuck at a point such as the screenshot 3_progress_halted.png (screenshot 3_progress_halted.png)

Could this be a hardware issue with the board? Could you folks help us with this?

 

Note: The board does not get detected as a hardware target from Vivado GUI (screenshot 4_vivado_not_detecting_sume.png).

Furthermore commands to flash bitfiles into the FPGA  such as fpga -f reference_nic.bit brings up a error that the connection to the host failed, even when the SUME is properly seated in the PCIe3.0 G3 slot. (screenshot 5_bitfile_writing_not_working.png)

 

 

1_cannot_find_bitstream.png

2_compiling_acceptance_tests.png

3_progress_halted.png

5_bitfile_writing_not_working.png

4_vivado_not_detecting_sume.png

Link to comment
Share on other sites

1 answer to this question

Recommended Posts

Hi @Ashish Kashinath,

I apologize for the delay. The folks over on the NetFPGA mailing list (link if you are not already signed up) which have more experience specifically running the acceptance tests.

However, based on what you have described, it seems like the acceptance tests projects are not loaded on your computer if the script does not find the bitstream nor the acceptance test project. Vivado getting stuck during the synthesis and implementation procedure would not be a board issue as the board is not directly involved at this point of the procedure.

One potential solution that you could try that has resolved this sort of issue before is using a different, known working USB cable to connect to the NetFPGA SUME and a different USB port on the host computer, as a faulty USB cable can lead to the Vivado Hardware Manager not detecting the attached FPGA.

Thank you,
JColvin

Link to comment
Share on other sites

Archived

This topic is now archived and is closed to further replies.

×
×
  • Create New...