I'm talking about the CoolRunner-II CPLD Starter Kit Revision 3.0. Poking around with the Adept 2 SDK, the board reports JTAG, EPP and SPI capability. The schematic print also shows 12 I/O lines running between the on-board programmer IC and the CPLD, matching the number of EPP data and control signals (DB0-7, WRITE, ASTB, DSTB, WAIT). A sort of interface between the CPLD and the programmer IC is also hinted at in the Reference Manual, although the bus width is stated as 14 wide there.
From that, I'm guessing there is a way to exchange data between the CPLD and a PC via the Adept "Digital Asynchronous Parallel Interface (DEPP)". Unfortunately, the parallel interface isn't described in more detail in the RM, and "blind" testing bears the risk of a hard short between the programmer IC and the CPLD, as the WAIT control line needs to be pulled low for the transmission to start.
Is there any more information available on the pin assignments of the parallel interface?
[DMGR] Version 2.8.6
[DEPP] Version 2.8.6
[DMGR] Found 1 device(s)
[DMGR] Checking device 0: Cr2s2
[DMGR] "CoolRunner 2 Starter 2"
[DMGR] Product ID 00900126h
[DMGR] Firmware version 011Ah = 282
[DMGR] Device 0 capabilities: JTAG EPP SPI
[DMGR] Device 0 opened at hif=1
[DEPP] Device 0 reporting EPP port count: 1
[DEPP] Device 0 EPP port 0 properties: 0000h
[DEPP] Device 0 port 0 enabled
[DEPP] Could not send data
ercEppAddressTimeout: EPP timeout occured on Address stage.
[DEPP] Device 0 port 0 disabled
[DEPP] Device 0 hif=1 closed
(EPP throws timeout, because WAIT never gets pulled low by the PLD for the handshake.)
WRITE seems to be on P41@CPLD/"U-PC6". I assume DB0-7 would be "U-PD0" through "U-PD7"?
Question
inselcontroller
Hello,
I'm talking about the CoolRunner-II CPLD Starter Kit Revision 3.0. Poking around with the Adept 2 SDK, the board reports JTAG, EPP and SPI capability. The schematic print also shows 12 I/O lines running between the on-board programmer IC and the CPLD, matching the number of EPP data and control signals (DB0-7, WRITE, ASTB, DSTB, WAIT). A sort of interface between the CPLD and the programmer IC is also hinted at in the Reference Manual, although the bus width is stated as 14 wide there.
From that, I'm guessing there is a way to exchange data between the CPLD and a PC via the Adept "Digital Asynchronous Parallel Interface (DEPP)". Unfortunately, the parallel interface isn't described in more detail in the RM, and "blind" testing bears the risk of a hard short between the programmer IC and the CPLD, as the WAIT control line needs to be pulled low for the transmission to start.
Is there any more information available on the pin assignments of the parallel interface?
(EPP throws timeout, because WAIT never gets pulled low by the PLD for the handshake.)
WRITE seems to be on P41@CPLD/"U-PC6". I assume DB0-7 would be "U-PD0" through "U-PD7"?
Best regards,
inselcontroller
Link to comment
Share on other sites
2 answers to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.