• 0
tom_123

why do i get this error every time i change my vhdl code ?

Question

hello I am used to work on the ALTERA DE2 board using queartos , now i have the ZEDBOARD of xlinx . everytime i press the  "RUN Synthesis " I get the following error   

 

There are no HDL sources in file set 'sources_1'.
Please use the Add Sources command.

 

 how to fix this problem ? 

image.thumb.png.200fbab95fddea147527ada88eed65b2.png

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

  • 0

Hi @tom_123,

Welcome to the forums. It appears that your VHDL source file is not being recognized as the top file. . Are you able to right click on the source and set it as the top file? Attach a screen shot of what is available for you when you right click on your VHDL file. Please attach the VHDL code and xdc file you are using. Here is the Zedboard resource center.  Here is a Verilog project for the Zedboard. I would also suggest to install the digilent board files.

thank you,

Jon

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now