• 0
Sign in to follow this  
ATIF JAVED

Implementation Problem in vivado 2017.4

Question

Hello all of you hope you are in a good health

I converted my one of the project from vivado 2015.4 to 2017.4 . After changes i successfully synthesize my code but in implementation it give me this type of error(cal_val_inferred_i_1/O[3]  to a signal or tied to VCC or GND ) . After analysis i found out that this error is due to less usage of my bits as One of my wire have 20 bits but i only utilized its lower 9 bits . I declare one dummy register and assign this wire on that register but problem is still not resolved

 

Any kind of help in this regard is appreciable .

 

Best,

ATIF JAVED 

Share this post


Link to post
Share on other sites

1 answer to this question

Recommended Posts

  • 0

Hello @ATIF JAVED,

 

You don't have to create a dummy register in order to do some truncation. I don't have a lot of experience in verilog, but in vhdl you can simply assign the lower bits of a vector in this way:

signal a : std_logic_vector(3 downto 0);

siganal b: std_logic_vector(7 downto 0);

a <=  b(3 downto 0);

Best Regards,

Bogdan Vanca

 

   

 

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Answer this question...

×   Pasted as rich text.   Restore formatting

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this