• 0

Sys_monitor_file for FPGA


Guys how do I create a design.txt file for the Xilinx FPGA ? I want to test the system monitor logic core for the FPGA . How do I simulate the analog input?

Share this post

Link to post
Share on other sites

1 answer to this question

Recommended Posts

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now