• 0
SteveD

Arty OOB GPIO Demo Issue 2

Question

Hi,

I am running through the ARTY OOB GPIO demo, and have had no end of issues (Had to install older 2015.2 to even get the tcl to load, file locations, etc).

I did get the batch file to run the FPGA load, and can see the terminal responses. Looks same as the built-in demo, except loaded from the USB. So that's all good.
Want to play with SW changes, so went on to getting the design loaded....

Eventually got the demo to page 21 of the manual....
- Design is read in now OK
- have block diagram, XDC, etc

However, when I attempt to generate a bitstream, it complains at the synth stage:

[Vivado 12-1411] Cannot set LOC property of ports, Terminal qspi_flash_sck cannot be placed on L16 (IOB_X0Y43) because the pad is already occupied by terminal qspi_flash_sck_t possibly due to user constraint ["c:/users/steve/desktop/Arty_stuff/7A35T_Arty_OOB_GPIO_demo_VIV2015_2/ipi/project_1/project_1.srcs/constrs_1/imports/xdc/design_1.xdc":9]
 

To be clear, I haven't changed anything. This is just straight out of the demo.

I did try to comment out the pin L16 constraint to see what happens. It got further.... synth and implementation completes, but it then falls over at the bitstream stage.

Do I have the wrong board definition file (or version) or something?

Thanks
Steve

 

Share this post


Link to post
Share on other sites

2 answers to this question

Recommended Posts

  • 0

Hi Steve,

I know you mentioned this again on another thread, but I have also passed this one to our applications engineers as well to make sure it gets addressed.

Thank you for your patience,
JColvin

Share this post


Link to post
Share on other sites
  • 0

Hi Steve,

This design was made by Avnet. I honestly didn't know it existed until now, and they set up the demo project completely different than we normally do. I'm looking at the design, and it looks like you just have to remove the qspi_flash_sck port from the block design and the .xdc, then delete the old "design_1_wrapper" and create a new HDL wrapper (by right clicking design_1.bd and clicking create hdl wrapper). I'm pretty sure this will fix your problem, but I can't be sure since we didn't create this.

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now