i'm using Basys3 board, i build my project based on Microblaze soft core. Usually project work with 100MHz frequency and it work perfect, now i'm trying to increase a Microblaze frequency to 200MHz, i have as frequency input the 100MHz sys clock and i set the output frequency to 200MHz (in the clk_wiz). when i run the implementation process i got this critical warning:
[Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Question
Billel
Hey everyone
i'm using Basys3 board, i build my project based on Microblaze soft core. Usually project work with 100MHz frequency and it work perfect, now i'm trying to increase a Microblaze frequency to 200MHz, i have as frequency input the 100MHz sys clock and i set the output frequency to 200MHz (in the clk_wiz). when i run the implementation process i got this critical warning:
[Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Anyone have an idea how can i fix this error?
Currently am using Vivado 2015.1 (64 bit).
Best regards,
Billel
Link to comment
Share on other sites
1 answer to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.