An Artix-7 100T configuration file requires just under four Mbytes of memory, leaving about 77% of the flash device available for user data.
I spent some time trying to figure out how to accessthat available space but was thwarted by the fact that the configuration clock output at E9 is dedicated for use during FPGA configuration, so I can't drive it in my design to access the flash.
Is there a work around for this that would actually make it possible to access this extra space?
Question
ntallen
In section 3 of the Nexys4 manual, it says:
An Artix-7 100T configuration file requires just under four Mbytes of memory, leaving about 77% of the flash device available for user data.
I spent some time trying to figure out how to accessthat available space but was thwarted by the fact that the configuration clock output at E9 is dedicated for use during FPGA configuration, so I can't drive it in my design to access the flash.
Is there a work around for this that would actually make it possible to access this extra space?
Link to comment
Share on other sites
12 answers to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.