Search the Community

Showing results for tags 'vivado 18.1'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments and the WaveForms software
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 2 results

  1. SeanS

    Genesys2 Echo Server Demo

    Hello, I am running Vivado 18.1 and would like to try to get the echo server running by following this demo. I understand that the demo hasn't been verified on Vivado 18.1, but nevertheless I would like to try it. The only problem is that my block diagram doesn't quite match what is displayed on the demo screen shots, even though I have double checked the steps to create it. Is there a bd tcl file available to recreate this diagram for the demo. If not, can a higher resolution picture of the completed diagram be posted?
  2. Hello! I am started to create an application with Vivado 18.1 on Cmod A7 board with microblaze and 2 Pmod NAV IP. I downloaded these from Digilents's repository. After I successfully generated the bitstream from the hardware design, I exported and launched the Vivado SDK. I got the following error: 14:51:02 ERROR : (XSDB Server)ERROR: [Hsi 14:51:02 ERROR : (XSDB Server)55-1550] Repository Directory C:/Users/L1/Documents/vivado_projects/project_x/project_x.sdk/szstem_wrapper_hw_platform_3/drivers doesn't exist in the disk 14:51:02 ERROR : Failed to openhw "C:/Users/L1/Documents/vivado_projects/project_x/project_x.sdk/szstem_wrapper_hw_platform_3/system.hdf" Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors. 14:51:02 ERROR : Unable to create Hardware Specification Project with specification file: C:/Users/L1/Documents/vivado_projects/project_x/project_x.sdk/szstem_wrapper.hdf After I googled a bit, this error seems for me to be related to this post . As I think, the Vivado failed to generate the hardware properly. Please give me some instruction to handle this error with the PmodNAV IP My full Vivado project is available here and Thank You for the help.