Search the Community

Showing results for tags 'virtex5'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments and the WaveForms software
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 4 results

  1. Hello there, I am working with a Digilent Genesys Virtex-5 Development Board and want to implement an LVPECL output clock. The Genesys 1 board has a Virtex-5, which supports LVPECL, but I cannot find the LVPECL output on the Genesys 1? Looking through Genesys 1 board schematics, I could not find LVPECL_25 outputs as seen in the Virtex-5 FPGA User Guide.
  2. Hi, I'm quite new to this forum. I'm a student hoping to work on OPENSPARC for my reserch. But unfortunately Diligents OPENSPARC virtex 5 and Xilinix XUP boards are already retired. Does anyone know another compatible board with stock availability or if someone knows where to buy a secondhand/resold board it would be a great help indeed. Thanks in Advance! Piyumal,
  3. agdiaz1

    Gigabit Ethernet

    Hello, I am a student of electrical engineering, and I am using a Genesys board with a Virtex-5 to try to send information and Gigabit Ethernet speed. Previously I was working with the Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Core at MII speed and managed to learn from the example design provided (the address swap module). However, the example design that comes with the Core at GMII speed comes with more clock requirements that are difficult to implement. How can manage the constraints for all the clocks that are needed to make this example to work? Can somebody help me with making the example design work?.
  4. Hello I have a problem with AES-XLX-V5LX-EVL110-G when I implement of following examples V5LX Evaluation Boot Loader Example Design V5LX Evaluation Interrupt Example Design V5LX Evaluation Xilinx Micro Kernel (XMK) Example Design V5LX Evaluation lwIP Web Server Example Design V5LX Evaluation System ACE Module Example Design in part of programming fpga for Jtag, i have folloguin error: Creating backup of last automatically saved project to 'C:\Xilinx\14.3\ISE_DS\ISE\auto_project_1.ipf'. Enumerating cables. Please wait. Connecting to cable (Usb Port - USB21). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. ======================================================= Found cable - > ESN device is not available for this cable. No ESN. ======================================================= Connecting to cable (Usb Port - USB22). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. ERROR:iMPACT - Cable not found, ESN: 00000000000000 INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '1': Added Device unknown successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '2': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '3': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- Active mode is BS Loading collection Untitled. Design rev0 Version 0. Design rev1 Version 1. Project: 'C:\Xilinx\14.3\ISE_DS\ISE\auto_project.ipf' loaded. GUI --- Auto connect to cable... INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.3 INFO:iMPACT - Digilent Plugin: no JTAG device was found. AutoDetecting cable. Please wait. *** WARNING ***: When port is set to auto detect mode, cable speed is set to default 6 MHz regardless of explicit arguments supplied for setting the baud rates PROGRESS_START - Starting Operation. Connecting to cable (Usb Port - USB21). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. Cable PID = 0008. Max current requested during enumeration is 74 mA. Type = 0x0004. Cable Type = 3, Revision = 0. Setting cable speed to 6 MHz. Cable connection established. Firmware version = 1303. File version of C:/Xilinx/14.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303. Firmware hex file version = 1303. PLD file version = 0012h. PLD version = 0012h. PROGRESS_END - End Operation. Elapsed time = 1 sec. Type = 0x0004. ESN device is not available for this cable. Attempting to identify devices in the boundary-scan chain configuration... INFO:iMPACT - Current time: 22/09/2015 10:34:18 PROGRESS_START - Starting Operation. ---------------------------------------------------------------------- ---------------------------------------------------------------------- ---------------------------------------------------------------------- ---------------------------------------------------------------------- Identifying chain contents...INFO:iMPACT:1588 - '0':The part does not appear to be Xilinx Part. '0': : Manufacturer's ID =Unknown , Version : 10 INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- '1': : Manufacturer's ID = Unknown INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT:1588 - '2':The part does not appear to be Xilinx Part. '2': : Manufacturer's ID =Unknown , Version : 15 INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- done. PROGRESS_END - End Operation. Elapsed time = 0 sec. I use this programmer https://www.digilentinc.com/Products/Detail.cfm?NavPath=2,395,716&Prod=XUP-USB-JTAG can you help me? thanks Leo