Search the Community

Showing results for tags 'schematics'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments and the WaveForms software
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 4 results

  1. Good day! I am designing a board that uses Zynq 7000 SoC and I came across a power management solution from NXP (MMPF0100) that might be the best fit for my application. I would like to understand the entire functionality of the PMIC. NXP had used this PMIC with Zedboard as a design example but haven't shared the entire schematic of the Zedboard using the PMIC anywhere. I request you to share the schematics of Zedboard with MMPF0100 and also the PCB design files, if available. Nishitha
  2. Within the schematics of the NEXYS 4 and NEXYS VIDEO boards I couldn't find the part with the Micro-USB JTAG bridge. The part with the FT2232HQ chip is left out in both schematics. Is there a reason for neglecting those parts? Could I find the schematics elsewhere? I'm especially interested in the differences between a combined JTAG and UART Micro-USB solution (as seen on NEXYS 4) and two separate solutions Micro-USB JTAG (1) and Micro-USB UART (2) (as seen on NEXYS VIDEO).
  3. Hi, The Arty schematics are missing the FT2232 component, therefore we cannot see to which FPGA pins it is connected. The only pins we know are UART_TX and UART_RX. But what about other FTDI pins? Like the ones to control the FIFO mode of the FTDI chip. Thanks! Regards,
  4. Hi, I downloaded the schematics for the NetFPGA-SUME and I'm working on a constraint file. (Is there one available?) On the first page, I see a signal PCIE-WAKE connected to the WAKE# pin of the PCIe connector. Where does that signal connect? Is that used to trigger PCIe rescan? Or is that the purpose of PCIE-PRSNT_B? Thanks, Jamey