Search the Community

Showing results for tags 'nic'.

  • Search By Tags

    Type tags separated by commas.

  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Test and Measurement
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End

Last Updated

  • Start

    End

Filter by number of...

Joined

  • Start

    End

Group

AIM

MSN

Website URL

ICQ

Yahoo

Jabber

Skype

Location

Interests

Found 2 results

  1. no v
    We are suppose to add a library from here: https://github.com/Digilent/vivado-library/releases and add it to the projects IP repository list to be able to add the block in the IP Integrator. I have checked all the releases and i cant find the Pmod NIC100 anywhere, i think its called PmodNIC, but correct me if am wrong because i haven't seen it anywhere anyway. Until i find this IP, the Pmod is just another paperweight on my desk along with my stalled project, Please help. I am using the Arty A7: Artix-7 FPGA Development Board.
  2. samswh
    Greetings! I'm trying to use NetFPGA-SUME as a NIC and I tried the reference_nic design (in package NetFPGA-SUME-live-release_1.5.0) without changes. However the throughput is quite disappointing: ~2Gbps for RX and ~200Mbps for TX, while the other side of the cable is an Intel 10G NIC. I have spent some time on the source codes and currently I may expect a pair of descriptor rings to improve the performance. I'm not confident that I did everything right, so before stepping forward, I'd like to know: Is the throughput acceptable with the current reference_nic design?