Search the Community

Showing results for tags 'network'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 5 results

  1. Which are the choices to learn about network message processing in FPGA? I would like to get a couple of FPGA cards, to allow students to learn about low latency network message processing. My assumption is that the Ethernet port must be connected directly to the FPGA. Is this correct? If that is correct, then it seems that low cost solutions like the Arm based Zinq are not appropriate, as the network port is connected to the ARM CPU, and not directly to the FPGA. So far, the only card I could find where this 'direct connect' is stated, is the NetFPGA 1G card, at around 1,500 usd, Are there any lower cost options?
  2. I want to measure Freq vs THD plot . Is it need something script?
  3. We are suppose to add a library from here: https://github.com/Digilent/vivado-library/releases and add it to the projects IP repository list to be able to add the block in the IP Integrator. I have checked all the releases and i cant find the Pmod NIC100 anywhere, i think its called PmodNIC, but correct me if am wrong because i haven't seen it anywhere anyway. Until i find this IP, the Pmod is just another paperweight on my desk along with my stalled project, Please help. I am using the Arty A7: Artix-7 FPGA Development Board.
  4. When using the Network Analyzer, can W1(+) & Scope Ch1(+) be at different nodes and still potentially produce a useful output (hypothetically/theoretically)?
  5. Are Analog Shield and Network Shields are compatible with the chipKIT Max32 at the same time? If so are there any special considerations? Thanks you for any help you can provide.