Search the Community

Showing results for tags 'netfpga-1g-cml'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 4 results

  1. Hi I tried to flash the BPI flash on the NetFPGA-1G-CML board from Vivado but it will not boot from the BPI flash eventhough it says flashing was succesfull. It looks like the FPGA is completly unconfigured. I couldn't find a tutorial how to flash the NetFPGA-1G-CML from Vivado. Can you explain me what I did wrong or do you have a tutorial on how to flash the BPI flash on the NetFPGA-1G-CML from Vivado. I could find some trutorial for ISE but that is not a way forward for me. I use Vivado v2017.4 and when I program the FPGA with the bitstream via JTAG it works fine. What I did: 1. I generated a .bin file as part of the generate bitstream process: 2. I added the BPI flash device (28f00ap30t-bpi-x16 acording to schematics): 3. Flashed the BPI flash: 4. Which was succesful: 5. Then I did a powercycle but my bitstream is not loaded (there is a blinking led when my bitstream is loaded and this I don't see) Thanks for you help. Best regards Sven
  2. Hello FPGA Forum users, Apoologies in advance if this question should be in a different forum. I did look to see if there was a specific forum for the NetFPGA but couldn't find it. I'm interested in data acqusition and data processing. I have several data acqusition units/PCs (e.g. from to 8 units), each containing a data acqusition card with 4 channels sampling continuously at 10 MSPS per channel (so 40 MSPS or 80 MB/s per data acquisition PC). Each data acqusition PC has a standard 1Gb ethernet card. I wish to continuously stream the data from all the data acqusition units to another PC for pseudo-real-time data processing and data storage. The idea I had was to try and find a multi-port network card and physically connect (via cat6 ethernet cable) each of the data acquisition units to this multi-port card. I came across the NetFPGA-1G-CML card which may provide a solution. I have two questions: (1) Is it possible to have multiple NetFPGA-1G-CML cards in the same PC and if so how to synchrnoise them ? (2) I wish to stream data from all data acqusition units to the data processing PC via the NetFPGA-1G-CML card(s) for data processing, and perform signal/data processing on the data for example signal trigger detection (i,e. signals above a certain voltage amplitude), signal averaging, filtering, peak detection, FFT, etc. and then store data to a disk array in the PC. Is it possible to do the above using the NetFPGA-1G-CML cards? Thank you in advance for your advice. Regards, Will.
  3. AlbertoEnablia

    NETFPGA-1G-CML

    I would ask you if it is possible to have the Vivado or ISE Core Generator Project of a typical MIG configuration for DDR3 interface of your NETFPGA-1G-CML board. Thanks in advance.
  4. Hey, In V4 version of the doc (and board?), http://digilentinc.com/Data/Products/NETFPGA-1G-CML/NetFPGA-1G-CML_rm_V4.pdf (currently linked on Digilent website), the pin constraints for pcie-rx3_p, pcie-tx3_p, pcie-rx3_n and pcie-tx3_n are wrong, as they are the same as pcie rx/tx port 2 (see first half of page 19 of aforementioned pdf). In V3, https://www.digilentinc.com/Data/Products/NETFPGA-1G-CML/NetFPGA-1G-CML_rm_V3.pdf (found via Google), I discovered what might be the correct values - it would be nice if someone could confirm them as being right (page 19).