Search the Community

Showing results for tags 'jpeyron'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Test and Measurement
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 23 results

  1. Hi, I am working on a project in which i need to read the data from BRAM. I give the constant input to BRAM second port and generate the bit stream. After that i Export the Hardware and Import it. In SDK i am reading the data in SDK terminal where i had written the data on BRAM address. But Problem is that i am receiving the garbage data instead of that data which i had written on specific address. What could be the problem? Regards, AQ
  2. I am working on a project in which i have to transfer .txt file from SD-Card to DDR and then from DDR to PL of ZYBO. I'm a beginner on ZYBO and don't know how to perform it. Please help me out with this problem...
  3. Hi, I am working on a project in which i am sending 8 bit data from Zybo and receiving that data on Arduino. The problem is that i am not getting the right data which i am sending from Zybo. I have generated the slow clock for required baud rate but still there is problem. I think there is a problem in State Machine which i have made in my Verilog Code. Kindly Check the Code Here.txt. Regards, AQ.
  4. Hi, Currently I'm working on a project in which I want to transfer 1MB data from PS to PL using BRAM using custom IP. I receive correct data at PL whenever I send data less then 32 bits from PS to PL but when I send more bits from PS, I'm unable to receive even a single bit. is there any clock issue as I'm using clock of PS for my custom IP or their is any other problem? Regards, Sami
  5. Hi Is it possible to implement DVFS technique on FPGA board (i have zybo zynq-7000).
  6. Mukul

    Data compression

    I'm working on Data compression so studying different code techniques such as follows to implement on zybo board Golomb coding special case Rice code compression Huffman code Arithmetic code And finally Dynamic Markov compression I selected DMC because it is dynamic in nature and work well with sensor (as input).Here is the problem that i don't know exactly markov compression is good for this or not. Also when i study the DMC it's algorithm is similar to sequence detector (so are they same?). Secondly in video processing/image processing or in general w
  7. Hi, I am working on a project in which i am using Pmod Bt2. Once i have connected Pmod BT2 with Arduino and give it 5 voltage and ground then after few minutes Pmod BT2 turn off and Now it's not turning on. What is the problem with it ? Is it burn due to 5 voltage or what happened with it? Regards, AQ
  8. Hi, I am working on a project in which i have created the custom IP's. I am sending the Byte from BRAM to another custom IP. I am receiving the desired Byte from BRAM successfully BRAM_C_Code.txt but when i have added the master file of custom receiving IP, i got an error that "cannot set the property 'PACKAGE PIN' , because property does not exist for object type "pin". Actually i want to ON and OFF the led's on the base of receiving byte from BRAM. I have written the Verilog code of the receiving IP Here.txt and once i am generating the bit stream i am getting the error that
  9. Hi, I am working on a project in which i am transferring the data from one Custom IP to another Custom IP. Sending IP have output of [20:0] and is filled with 2MB data and receiving IP have input of same size. Question is that if i connect these two IP's and sending data then whether data will transfer in One Go or not? Regards, AQ
  10. Hi i am working on a project in which I have to take output from bram and turn on leds on ZYBO using custom IP. So far I am able to write on BRAM from PS section and read it from PL section of ZYBO with my custom IP. I want to connect the data coming out of my custom IP with my on board LEDs of zybo without interfacing AXI_GPIO. For this purpose I set the output of my custom IP as external and wrote a verilog module in which I'm trying to get data of my external port on the basis of which i am switching on and off the LEDs by instantiating it with design_wrapper. But it is giving the err
  11. Hi I made a block design in which I have connected BRAM with PS in vivado 2014.4. Then I created hdl wrapper and then generated an output product and then generated a bit stream and then exported it to sdk. But when I opened it in sdk my .hdf file is updated correctly but in bsp file, xparameters.h is not getting update and showing me wrong values of base and high address of my BRAM. In vivado base address of axi_bram_ctrl_0 is 0x40000000 but xparameters.h in sdk is showing me 0x00000000. Screenshot of addresses is attached. I have repeat the whole process of making a block in new
  12. Hi, I am sending data '0' and '1' from Arduino through HC05 bluetooth module and receiving that data ('0' and '1') on PMOD BT2 which is connected on the XADC(JA) port of Zybo. Once the arduino sends the data ('0' and '1') the "RX" pin on Arduino UNO blink and when this data is received at PMOD BT2 the 'TX' pin on the PMOD BT2 blink. I want to ON and OFF the LED on the base of this '0' and '1'. But the PROBLEM is that the LED is blinking when the TX pin on PMOD BT2 is blinking while receiving 0 and 1, it is following the blinking of 'TX' on PMOD BT2 instead of the data (0 and 1).
  13. Hi, I have made the block diagram of BRAM and populate it from PS section of Zybo. I have made the PORTB of BRAM as external. Now I want to read this BRAM from PL section but I don't know how to read it using verilog code. Do I have to make changes in design_wrapper.v of my block diagram and then I have to do some instantiation in my main.v or there is any other method to do so? Regards, Sami
  14. Hi, I have written a code in Verilog to control screen through VGA port and performed different transitions in color displaying on screen. But now I want to do the same thing from PS part of ZYBO. I don't know whether I have to use HDMI port for this purpose or something else. Please help me out from this problem and suggest me different tutorials to do this task if available Thanks in advance Regards,
  15. Hi, I have connected PMOD BT2 on the XADC(JA) port of Zybo. I am receiving 0 on Rx pin of PMOD and i have confirmed it on Serial Moniter. I have connected RX pin of Pmod with LED on board. By this mean, the LED must be off but in my case LED is permanently on. Here is the short Verilog code of testing the LED and Here is the Master file. Regards, AQ
  16. Ahmed Alfadhel


    Hi , I am wonder why there are many Pins in the PmodDA3 IP core, while there are only six in the actual model ! Kindly, your explanations. I attached two pictures. Thanks,
  17. Hi, I am working on a project in which i want to convert some text into speech. For this purpose i was using EMIC2 module but now i found that there is a audio port available in Zybo. How i can use this port? Provide me some helping material or suggestion. Regards AQ.
  18. Hi, I am working on a project in which i want to send signal from Arduino board to Zybo . For this purpose i want to connect the HC05 with Pmod BT2. I go through from Pmod BT2 reference manual but i did not find any thing which is used to configure Pmod as master slave. Kindly tell me how to configure Pmod as master or slave while dealing with HC05 with Arduino?
  19. Hi, I am working on a project in which i am receiving a signal from a sensor. I transmit this signal to Pmod BT2 of Zybo from arduino board. I am receiving this signal on SDK of Xilinx and i want to transfer this signal to Programming Logic part (PL) of zybo. What will be the procedure to send this signal to PL from Pmod BT2?. What Changes i should made in my verilog code to transfer this signal to Programming Logic(PL) part of Zybo. Thanks,
  20. Hi, I am working on a project using ZYBO and i want to print different characters on Screen. So, can anyone please tell me how can I print a single character on screen without coloring each character pixel by pixel? And also is there anyway to use ascii to print characters on screen directly? if there is any such way then please let me know... Thanks,
  21. Hi, I am working on a project on ZYBO and i want to interface the Bluetooth Pmod with ZYBO so that i will be able to communicate with Serial Bluetooth Terminal(Android Application). I have attached the code and block design that i'm using for communication purpose. Is there any error in it because i can't achieve my goal with them. Secondly there is no issue while connecting Pmod with Serial Bluetooth Terminal but when i enter "$$$" in SDK Terminal it do not show anything. Thanks BT2 Pmod c file.txt
  22. I am trying to use the Pmod I2C Interface with Zynq Zedboard with I2C Interface. And, I have completed the bitstream generation. But while doing the SDK portion and running the main.c file, it is not giving any output as given in this thread. I this thread you have replied as "I have attached a generic IIC IP core named PmodACL. You will need to alter the PmodACL.h , PmodACL.c and the main.c using the Pmod TMP3 and the datasheet here as a reference." Can you provide the altered code as I am not able to understand what are the alterations required? Here, I am attaching the link of the thread. P
  23. hi every one i m beginner on micro blaze i just want to know how much these instruction use the clock cycles variable s0 would be mapped to a register (in register file) x5, and s1 to x6; the assembly code would be load s0 from memory to register file (how much clock cycle it takes ) load s1 from memory to register file (how much clock cycle it takes ) do the logical AND (how much clock cycle it takes)