Search the Community

Showing results for tags 'example'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 6 results

  1. Hello All, I am having an issue with running the Master Polled example on I2C with the zynq. I have a base design that is set up and runs the self test and repeated start examples and completes them. My issue is that I hooked up an I2C sensor, added pullup resistors, and it is failing. The only thing I have changed in SDK is that I have found the address of my I2C sensor, 0x57, and put it in place of 0x55. I can place my block design and what not here for referencing. Update - I have assigned I2C pins to W19 and W20 to SCL and SDA respectively.
  2. I am trying to run the xilinx example project xemacps_example_intr_dma (example) on baremetal zynq. I have tried copy pasting requisite files into a project and having it build by importing the example through the .mss file of the bsp. The hardware export is from a slightly modified version of the digilent getting started example using the master xdc file. The project compiles and loads but never enters the interrupt handler and gets hung at the while(!FramesRx) at line 819. My block diagram has a fixed io pin from the zynq ps running over to an external interface pin labeled fixed io which includes a subfield labeled mio. However the graphical ip-reconfig utility of the zynq ps has enet0 selected and the MIO configuration tab shows the MIO pins as 16..27 which I think are the correct pins for the enet PHY. A few questions come to mind: Presumably the phy chip has some specific configuration that has to occur that may not be a part of the rgmii specification, however the xilinx example makes no reference to configuring a board specific phy. I am missing this step and I need to write code to perform some config-init function specific to this chip? A brief look at the realtek phy however seems to show most options are configured using pull down resistors... Secondly, does the constraints file need to specify something about the ethernet pins? Because I find no mention of them in the master.xdc file but I also see no mention of the uart pins and the uart(through usb-to-uart chip) runs fine.
  3. zoggx003

    Zybo DMA example

    I downloaded the ZYBO-master from the github, and ran the tcl script from the following directory: C:\Zynq_Book\ZYBO-master\ZYBO-master\Projects\dma\proj. Could the tcl files have been mixed up or misplaced? Has anyone fIgured out how to fix this? this is the error that I get: ERROR: [IP_Flow 19-3461] Value 'hdmi_in_ddc' is out of the range for parameter 'IIC Board Interface(IIC_BOARD_INTERFACE)' for BD Cell 'axi_iic_0' . Valid values are - Custom INFO: [IP_Flow 19-3438] Customization errors found on 'axi_iic_0'. Restoring to previous valid configuration. INFO: [Common 17-17] undo 'set_property' ERROR: [Common 17-39] 'set_property' failed due to earlier errors. while executing "rdi::add_properties -dict {CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc CONFIG.USE_BOARD_FLOW true} /axi_iic_0" invoked from within "set_property -dict [ list CONFIG.IIC_BOARD_INTERFACE {hdmi_in_ddc} CONFIG.USE_BOARD_FLOW {true} ] $axi_iic_0" (procedure "create_root_design" line 55) invoked from within "create_root_design """ (file "../src/bd/system.tcl" line 1498) while executing "source $origin_dir/src/bd/system.tcl" (file "./create_project.tcl" line 102) update_compile_order -fileset sources_1
  4. Good afternoon I am learning to use VHDL. I have a Nexys 4 ddr and a PmodSD card, that I would like to learn to use. I downloaded the most recent version of VIVADO, and Xilinx as well. Do you all have a program that I can use, to see how it works or a tutorial to process images? I would appreciate it. Thank you. Kind regards.
  5. Hey there, I've just begun work on a stereo-imaging project using the VmodCam and Atlys FPGA. When I started my research into the project it seemed like there were plenty of reference projects to download from diligent's page for the VmodCam. However, now that I have got to the stage where I would like to use that resource it seems the site has change and the reference projects have gone. Could anyone point me in the right direction, I just wanna get started on this project!
  6. Hello, noob here I just started a project for my university BEng and is based on the chipKit WiFire provided by my supervisor. So far, i felt in love wth MPIDE because is so easy to use and it has all ready for me with 1 exception. The Flowcloud library. For the first 2 months and so I just figured out how to use MPIDE because the boards were from flowcloud so the USB-to-serial cable didn't work so I burned the Bootloader with Digilent's firmware. But now, I lost the Flowcloud app from the PIC chip that my project depends on so much because is required to use a cloud service. Anyhow, my request is: Can someone please tell me how to add the Flowcloud libraries and example codes/functions to work with MPIDE? I really hate MPLAB X because is so complicated and has no examples. Thank you in advance. P.S. I already talked in Flowcloud developer forum about this issue but they told me this is Digilent/chipkit's domain to integrate flowcloud/MPLAB Harmony libraries with MPIDE.