Search the Community

Showing results for tags 'eclypse-z7'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Test and Measurement
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 7 results

  1. I'm trying to get the ADC1410 to work in the Eclypse Z7 FPGA board with a verilog-pure program, making use of the IP Core provided by Digilent (ZmodADC1410_Controller_0). Up to now, I'am reading trash data from the IP output, so I suppose I've made a mistake in the connections or in the data acquisition or something else. I've not seen any example of a verilog instantiation of the IP, so please let me know if there's any out there. For making the connections, I've followed the schematic in the reference manual. I'm posting my top level design and I'm also attaching the constraint
  2. Hello friends, I am working on Eclypse Z7 with ADC ZMOD1410, I have performed acquisition of the signals as per my requirement. I am using two ZMOD’s with four channels for acquisition of signals. However, I need clarity on output format of channel 2(or B) of each ZMOD’s, whether it is in 2’s complement form or gray code format. When checked into the VHDL code of ZMOD low level controller 1410 IP, the ADC SPI command is x"001421" which is written for 2’s complement and followed by x"000502" means device index B and that can be verified with datasheet. But at the same time, in the com
  3. Hello, I am using ZMOD DAC with Eclypse Z-7 board, and I have two questions regarding controlling ZMOD DAC 1411 output voltage: 1) How do I switch between the low gain and high gain setting in ZMOD AWG (ZMOD DAC 1411) to shift between +/-1.25V and +/- 5V setting using the ZMOD DAC LLC IP in Vivado? 2) I want to control the output voltage levels of the DAC. How do I change the signed 14-bit values in my Verilog module to achieve the desired output voltage? The reference manual shows the following equation for controlling the 14 bit value: So for example, if I want to have v
  4. Hey Digilent, I've successfully run the low_level_zmod_adc_dac demo on my board with a ADC and DAC ZMOD. I next decided to run the zmod_dac demo using both petalinux and baremetal. I was able to program the FPGA and also run the code, however every time it attempts to allocate a buffer to transfer the waveform via AXI DMA malloc is returning a 0/NULL value for the buffer address. If I am correct this means that mal
  5. Hello! I'm working on tutorial how to port and use PYNQ with Eclypse-Z7 and now I'm stuck on ZMOD integration. I have created device-tree-overlay based on PL.dtsi generated by petalinux with PYNQ-PRIO, applied some changes by hand and I don't know why I'm getting this error. Everything is here: If you could help me on this I would be grateful. Thanks :)
  6. No, not those kinds of phasers... I'm talking about the much more fun mathematical concept of phasors! But if you have an Eclypse-Z7, and want to tag along, then you might get a little stunned anyway, so try it out for yourself.
  7. zygot

    EclypseZ7 curiosity

    I've recently been experimenting on the Eclypse-Z7 and have run into a curious problem. I created a board design with BRAMs having one port external for HDL access. I've run into a problem where the program hangs if I try to access the BRAM using a pointer rather than the driver. I thought that this was my coding error until I create a new application in the SDK using the predefined memory test. This compiled automatically and also hanged trying to access the bram. When I pressed btn0 on the board, the standard memory test application went on to complete testing both brams properly. btn0