Search the Community

Showing results for tags 'bsp'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments and the WaveForms software
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 9 results

  1. I am trying to run the xilinx example project xemacps_example_intr_dma (example) on baremetal zynq. I have tried copy pasting requisite files into a project and having it build by importing the example through the .mss file of the bsp. The hardware export is from a slightly modified version of the digilent getting started example using the master xdc file. The project compiles and loads but never enters the interrupt handler and gets hung at the while(!FramesRx) at line 819. My block diagram has a fixed io pin from the zynq ps running over to an external interface pin labeled fixed io whi
  2. Hello, I have a question about audio. I've already asked about the issue. Another question is "Known Issues" of the BSP provided in "github". (https://github.com/Digilent/Petalinux-Zybo-Z7-10/blob/v2017.2-1/README.md) What does "Audio is currently completely non-functional" mean in "Known Issues"? Does "Zybo Z7-10" mean it is impossible to run audio properly? Do you provide a BSP that solves this problem? We did not have to buy the "Zybo Z7-10" if Audio was not supported. I would appreciate your help in more depth. Regards,
  3. Hello digilent, when do you update the Arty-Z7-20 examples and resources for this board? Could you please make at least two examples: One with Maximum Support of the given hw (all Features of Arty-Z7-20) and one Basic example which has the Chance two be compatible with future Vivado Versions? The Basic example should only be able to handle tcp/ip and uio, i would be very lucky. Thank you...
  4. Hello, I have created a Vivado FPGA design with the provided Zybo board add-on to Vivado from here https://github.com/Digilent/vivado-boards/tree/master/new/board_files/zybo/B.3 I then created a PetaLinux 2017.3 project with the 2017.2 BSP from here, https://github.com/Digilent/Petalinux-Zybo/releases. I then ran the PetaLinux command that sources the hardware design: Finally, I have attempted to build the project but the device tree is failing to build. I am not sure why this is. I will probably try to install 2017.2 PetaLinux and use the same board design from Viva
  5. Hello, now i have installed a Linux vm with petalinux on my Windows host PC. To begin my work i tried to create a petalinux Project with: petalinux-create -t project -s /home/username/projects BSP file is: Petalinux-Arty-Z7-20-2017.2-2.bsp /home/username/Projects is the path to the given BSP file; when i execute this command then i got the following error message: "ERROR: No PetaLinux projects found in the BSP /home/czymic/Projects!" What must i do to create a new petalinux Project? Must i always use the given BSP-file or can i create an own bsp file? How can i ac
  6. when i did petalinux-config –get-hw-description …. as it is in the user guide it is not generating any device tree in the plnx-workspace and i have my xilinux-zc702-2017.1 BSP for zynq in the same project directory on my virtual machine and I am using petalinux sdk 2017.1I couldnot see system-top.dts or device tree generation anywhere in my petalinux prj directory…
  7. Hi all, I am currently doing the Xilinx tutorial to run Linux on my zybo : http://www.wiki.xilinx.com/Build+FSBL In the process, I have to get these task done : Bitstream (for the programmable logic portion) System hardware project hdf file My question is : can I use the https://reference.digilentinc.com/_media/zybo/zybo_base_system.zip ...to generate the bitstream and the system hardware project ? If I complete the tutorial with the generated files, will I be able to run linux and use it with the hdmi or vga output, get access to any kind of command prompt?
  8. I'm trying to follow this getting started tutorial for the Zybo board. I'm using Linux OS, and initially I started with Vivado 2015.4, but updated to 2016.2 when the problem appeared. The update didn't fix the problem. When following the tutorial, everything goes as expected until I reach step 9.4: when I create the new application project with the hello world example, the generated BSP files have 32 errors, so the project cannot build. I googled the error, and found tons of forum posts with similar problems. It looks like most of the times the problems disappear if you launch SDK from th
  9. What about Nexys4 BSP for EDK XPS wizard? I am using Xilinx 14.7 for Embedded Systems with tihis card and i cant find these suppor t files to use in wizard like other boards. Thanks in advance