Search the Community

Showing results for tags 'bridge ic'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 1 result

  1. tl;dr: custom design for MIPI bridge to an Arty with no transceivers, besides coming to my senses, what's the best way to tackle this? --------------------------------------------- Summer uni project. My task is getting image data from a MIPI camera sensor (OV5467; the Raspberry Pi camera) into an Arty board. No high speed transceiver pins on it, and no native support for interfacing to MIPI. Just the HP IOs on the middle Pmods. Our fall-back is to just take image data in via the Raspberry Pi and squirt that via UART or SPI into the Arty to demonstrate parallelized image processing. However, the disparity between input-output rates and the rate at which our configured logic can process the image is so significant, we feel it's a waste of an FPGA. I have perused XAPP894, IOSelect resources for Artix-7 devices, and the IP catalogs in Vivado for CSI-2 Rx/Tx IP, etc. I think we can get the IP on a uni license. A faculty member helping us is keen to fabricate a custom PCB for bridging MIPI to other standards (like the LVDS_25 on the Arty). If I can bring him a viable design for this bridge he will get it fabricated. I think he might even take care of the PCB design as long as I can bring him a circuit schematic that will work. --------------------------------------------- My questions to y'all 1) should I go with a passive RC network (p10 of XAPP894) for D-PHY compliance or use a vendor-bought bridging IC? 1a) if an RC network, then how precise/accurate/tolerant do my passive component values need to be? 2) should I be simulating this bridge for signal integrity, say with Ibis in Altium, before submitting the design? (I have zero exposure to Altium, let alone simulating for signal integrity) 3) should we just consider switching to a Zedboard (there are a few floating around upstairs) if it has MIPI D-PHY compliant ports? Or is the challenge of a custom bridge worth it? (I am a virgin with this stuff, very little experience) --------------------------------------------- any other advice, comments, recommendations, jibes or anecdotes are more than welcome Thank you.