Search the Community

Showing results for tags 'basys3; fpga; vhdl; servo;'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Test and Measurement
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 3 results

  1. Hi everyone ! I have little project to do :displaying an image on PMOD Oled in VHDL Language. I took the Nexys4 vhdl project and tried to make it run, i have an Basys 3 Board,so i've just replaced some constraints with mine on the Board,and it gives me Failed Bitream Write:W5,J1,L1 are not valid site or package pin .Why are they not valid pins,Do I need to make extra stuff to make it work on this Different Board ? I'll attach the constraint file below.Thank you in Advance. Nexys4_Master.xdc
  2. Hello, i am trying to make a 4 bit counter that works with flipflops in VHDL. Now i have an issue related to how to make the code for the clock. I know It has to do with the oscillator in the basys and a frequency divider but i don't know how to unite thé code with the board. So, I really need help.
  3. Hi, Can anyone please help me with this code or any new code if you know. I am trying to interface servo motor with basys3. Please help me. In the code, I used in-built 'led' to verify the code first rather than trying on servo motor control pin. TOP MODULE: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity ServoUpDown is Port ( Clk : in STD_LOGIC; btnU : in STD_LOGIC; btnD : in STD_LOGIC; led : out STD_LOGIC); end ServoUpDown; architecture Behavioral of ServoUpDown is