Search the Community

Showing results for tags 'arty a7-35t'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 4 results

  1. Hi, I have a big problem, since my card doesn't work, I don't know what happened, my order is Order # 94336. You cannot use the laboratories and please I need your help urgently, since it is up to this to approve the subject. I showed the card to the teacher last night and the connection via USB and JP13 port and does not turn on. The need urgently since I must deliver laboratories and the final project, he waited so much for it and I do not understand what happens. I have connected it in every possible way and it does not turn me on. It's a shame because I urgently need to deliver my final project and now I don't have a card and I need it urgently. How can you help me solve this situation. This is my order number # 94336. I attach all the pictures of the forms as I tried to try it to turn it on. Remigio Remigio
  2. ozden.erdinc

    Vivado AXI QUAD SPI

    Hello, I am dealing with Vivado Ip cores. I want to design SPı interfaces by using AXI QUAD SPI in microblaze. Unfortunately, when I designed my cores and when I generated bitstream Imy designed failed. Also I added DDR3 because I tought that maybe Microblaze caches are not enough for SPI. Before the generating bitstream I get these critical warning in the validation session. When I ignore these warning as we know that my block designs failed. Can you help me this issue? I am really dealing with with it . I would really appreciate it.
  3. Hello, I bought an Arty A7-35T a few months ago. I'm a student in computer science, who wanted to gain some experience in hardware design. I never had any issues with the Arty until a few days ago, where I was experimenting with some configurations involving MicroBlaze and the onboard DDR3. As I was running some code on the MicroBlaze, I noticed that the FPGA chip had become very hot. I figured that this was normal, considering that there is a whole soft processor programmed in the fabric. However, when I unplugged the Arty and re-programmed it with a different, much simpler configuration, it quickly became just as hot. Now, even when the FPGA is unprogrammed, the Artix 7 chip quickly becomes too hot to touch. Is there any way to solve or debug this problem? As I said, I am studying computer science (not electrical engineering) so I'm a bit lost as to how I could solve this issue. Thanks! Gregor Edit: forgot to mention, the Arty still works! It runs any configuration that I program on it, it just also overheats very quickly and I don't want to cause long-term damage to the device.
  4. I am working on my biggest FPGA project as of so far. Ive previously completed USB RXD/TXD serial com FTDI, VGAPMOD graphics, BRAM circuits, Mouse/KB circuits, and of course LOGIC/PROCESSING. Now im embarking upon interfacing a Raspberry PI zero GPIO to ARTY PMOD connectors. The GOAL is that the PI will become a slave unit to the FPGA where RPI0 USB 2.0 devices, RAM, HDMI Graphics/Sound, and processing will be entirely controlled by the FPGA ARTY Board. Im planning on 1) 8/16bit INPUT BUS to the RPI0 and 1) 8/16bit OUTPUT BUS from the RPI0 with data on/off bus interrupt signals. FPGA send/receive processing seems pretty straight forward, where data control words interrupts and data signals work in tandem. My only seemingly weak point In the project is that im new to RPI programming using python, even with many years of education in programming, Ive only glanced over Python structure and syntax. Im just not 100% certain of how many of my native architectures in CS programming will carry over to python. Important areas Arrays, Code Strings, GPIO connectivity, sound/graphics, KB/Mouse handling, File/Folder Handling, are all new to me on a Raspbian/Linux PYTHON system, even with years of experience with JAVA. BASIC, C/C++, ASM/ML mainly for MS windows. Input suggestion and advice is welcome on any level. Regards, DC