Search the Community

Showing results for tags 'Stereo audio PMOD'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 1 result

  1. I am using the Nexys 3 board alongside the PmodI2S - Stereo Audio Output. After reading the data sheet for this PMOD, http://www.cirrus.com/en/pubs/proDatasheet/CS4344-45-48_F2.pdf (see Table 1 on pg.12) it seems as though I have to create an abnormal clock frequency. And by abnormal I mean a clock that cannot be created using a clock divider. For example, table 1 in the data sheet suggests that I use a master clock of 22.5792MHz, but there is no such whole number (call it X) where the Nexys system clock: 100MHz/X = 22.5792MHz. So, what are my options?