Search the Community
Showing results for tags 'PLD design'.
Found 1 result
Does anyone use MultiSIM to program BASYS2? I teach an intro digital course that uses MultiSIM PLD Design to schematically program BASYS2 fpgas. I get a message when using ADEPT to upload that states: "Startup clock for this file is 'CCLK' instead of 'JTAG CLK.' Problems will likely occur. Associate config file with device anyway?" I can change this in Xilinx, but can't seem to in MultiSIM PLD. Any thoughts?