Search the Community

Showing results for tags '@jpyeron'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments and the WaveForms software
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 2 results

  1. Dear Sir, I am trying to generate Sinusoidal frequency using DDS Compiler in Vivado Block Designing and want to check its FFT Magnitude. I have few Querries to ask. First thing is that what will be the effect on output magnitude and xk_tuser index of FFT, if we use simple SINE or SINE AND COSINE. As in general we get two peaks for sine wave while for SINE AND COSINE we get single peak with added magnitude (please correct me if I am wrong). Secondly, I am not sure whether my FFT Magnitude Block is right or not (Figure Attached) , I have used two Slices at the output of FFT IP m_axis_data_tdata to separate Real and Imaginary parts, but do we need to specify separte MSBS and LSBS in it or not. Third thing is that, if we select SINE and COSINE option in DDS, then in FFT Magnitude block, how many bits for Tuser index will represent Sine and Cosine Magnitude. As Log base 2 (4096) is 12. Expected Index: 50K/ (100M/4096) = 2.048 : 10 DDS Details: Configuration: Phase Generator and SIN COS LUT, System Clock : 100M System Parameters, Implementation: Fixed, Phase Offset: None, Output Selection: Sine and Cosine Frequency 50KHZ FFT Details: Transform Size: 4096, Target Clock:100M, Radix2 Busrt I/O Architecture Implementation: Fixed Point, Block Floating Point, Covergent Rounding Input Data Width:8 , Phase Factor Width: 8 XK_Index, throttle Scheme: Real Time Your kind Response will be highly appreciated.
  2. neha

    inquiry on ethernet

    Hi Is it possible to use Ethernet server without DDR3 ? I tried it with Flash memory (quad spi flash in vivado), Bd file picture is in attachment, I am able to generate bitsteram file but some issue in sdk file regarding memory. please go through bd file too if some change needed then tell me what can we used as alternative of DDR3 for Ethernet server??